(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 1 281 943 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
05.02.2003 Bulletin 2003/06

(51) Int Cl.[7]: **G01J 1/46**, G01R 21/00

(21) Application number: **01118467.8**

(22) Date of filing: **01.08.2001**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(71) Applicant: **Agilent Technologies, Inc. (a Delaware corporation)**
Palo Alto, CA 94303 (US)

(72) Inventors:
- **Brombacher, Volker**
  76327 Pfinztal (DE)
- **Bek, Fritz**
  76327 Pfinztal (DE)

(74) Representative: **Harbach, Thomas et al**
Agilent Technologies Deutschland GmbH
Patentabteilung,
Herrenbergerstrasse 130
71034 Böblingen (DE)

(54) Method and apparatus for measuring a low power signal

(57) When low intensity light (4) is incident upon a photodiode (2), the output from the photodiode (2) is coupled to an integrator formed by an operational amplifier (7), a capacitor (8) and a FET coupled in parallel in a feedback path between an output (9) of the operational amplifier (7) and its negative input (5). The output (9) of the operational amplifier (7) is coupled to an input of an A/D converter (21), whose output is coupled to a microprocessor (22), whose output is coupled to a filter (23). A second output of the microprocessor (22) is coupled to a gate electrode of FET 10 to provide a reset signal to the FET 10 to reset the integrator. The microprocessor (22) compares the digital samples of the integrated signal from the A/D converter and, firstly, generates the reset signal if a sample is beyond a set limit, and, secondly, calculates delta values between adjacent samples and interpolates the delta values for the reset periods so as to provide a continuous data stream which can be filtered by a filter matched to the form of the original signal.



Fig. 2

EP 1 281 943 A1

Description

Field of the Invention

[0001] This invention relates, in general, to a method and apparatus for measuring a low power signal, and more particularly to a method and apparatus for measuring a low power signal based on a low light signal, for example a low light signal from a photo diode.

Background of the Invention

[0002] In many systems, a light receiving device, such as a photo diode, photo avalanche diode or photomultiplier tube, emits an electric signal based on the amount of light (number of light photons) incident on a light sensitive portion of the light receiving device. In order to then provide a useful signal providing an indication of the amount of light incident on the device, the electric signal from the device is integrated over predetermined time periods, filtered, converted to a digital signal and then suitably processed.

[0003] One known way of carrying out this processing is known from US Patent No. 5,959,291 (Jensen) in which a photodiode is coupled across positive and negative input terminals of an operational amplifier, the positive input terminal of the operational amplifier being coupled to ground and a capacitor and a field effect transistor being coupled, in parallel, between the negative input terminal and the output of the operational amplifier, the gate of the transistor serving as a reset signal. The output of the operational amplifier is coupled to the input of a low-pass filter, whose output is coupled to an input of an analog-to-digital (A/D) converter. A microprocessor receives as input the digitised output of the a/d converter.

[0004] The above circuit operates by receiving and integrating a signal from the photo diode and then resetting the integrator. The circuit then filters out the higher frequencies in the integrated signal, and converts the analog filtered integrated signal to digital samples. Finally, the circuit calculates an integration slope for the photo diode signal by fitting a curve to the digital samples. With the calculated slopes, the circuit is better able to determine the original noiseless signal from the photo diode. The circuit takes many readings per integration period (which is of fixed predetermined length) and uses sophisticated curve-calculation methods, such as, for example, least-squares curve fitting, to generate the per-period calculated slopes.

[0005] Disadvantages of the above circuit are that, for high light intensities, the signal is saturated before the predetermined integration time is over and the detector skips the signal after saturation until the next reset. On the other hand, for low light intensities, the reset may occur more frequently than necessary so that the whole dynamic range of the A/D converter is not used. Furthermore, every reset is a disturbance which needs valuable measurement time to settle until the system is stable again (This may take as much as 10% of the time).

[0006] It is therefore an object of the present invention to provide a method and apparatus for measuring a low power signal, for example from a photo diode, which overcomes, or at least reduces the disadvantages of the known method described above.

Brief Summary of the Invention

[0007] Accordingly, in a first aspect, the present invention provides a method of measuring a low power signal, comprising the steps of:

receiving a low power signal from a signal source;
integrating the received low power signal over controllable integration periods to provide an integration signal;
sampling the integration signal at a frequency substantially higher than a frequency of the integration periods to provide digital samples of the integration signal;
determining differences between digital samples to provide a stream of delta values; and
filtering the stream of delta values to provide a filtered signal substantially
matching the received low power signal.

[0008] In a preferred embodiment of the invention, the method further comprises the step of interpolating the delta values between integration periods so that the stream of delta values is continuous.

[0009] Preferably, the digital samples are compared to a predetermined value and the integration period is reset if a digital sample has a value which is not within the predetermined value.

[0010] In a second aspect, the invention provides an apparatus for measuring a low power signal, comprising:

an input terminal for receiving a low power signal from a signal source;
an integrator coupled to the input terminal and having an output for providing an integration signal formed by integrating the received low power signal over controllable integration periods;
a digitiser coupled to an output of the integrator for sampling the integration signal at a frequency substantially higher than a frequency of the integration periods to provide digital samples of the integration signal at an output;
a processing means having an input coupled to the output of the digitiser for determining differences between digital samples to provide a stream of delta values at an output; and
a filter having an input coupled to the output of the comparator for filtering the stream of delta values to provide a filtered signal substantially matching

BNSDOCID: <EP_____1281943A1_I_>

the received low power signal at an output.

[0011] In a preferred embodiment of the invention, the processing means includes interpolation means for interpolating the delta values between integration periods so that the stream of delta values is continuous.

[0012] Preferably, processing means includes comparison means for comparing the digital samples to a predetermined value and for providing a reset signal to the integrator for resetting the integration period if a digital sample has a value which is not within the predetermined value.

Brief Description of the Drawings

[0013] An embodiment of the present invention will now be described, by way of example, with reference to the accompanying drawings, of which:

FIG. 1 is a schematic drawing of a known circuit for measuring a low power signal;
FIG. 2 is a schematic drawing of an apparatus for measuring a low power signal according to a first embodiment of the invention;
FIG. 3 shows a set of schematic signal graphs for the circuit of FIG. 1;
FIG. 4 shows a set of schematic signal graphs for the apparatus of FIG. 2;
FIG. 5 shows a set of schematic signal graphs for the apparatus of FIG. 2 with a different form of light intensity distribution to that of FIG. 4; and
FIG. 6 shows a schematic flow chart of the operation of the apparatus of FIG. 2.

Detailed Description of the Drawings

[0014] Thus, FIG. 1 shows a known circuit 1 for measuring a low power signal from a photodiode 2 when light of relatively low intensity (indicated by arrow 4) is incident upon the photodiode 2. The photodiode 2 is coupled between a negative input 5 and a positive input 6 of an operational amplifier 7. A capacitor 8 is coupled in a feedback path between an output 9 of the operational amplifier 7 and its negative input 5. A field effect transistor (FET) 10 has its source electrode coupled to the output 9 of the operational amplifier 7 and its drain electrode coupled to the negative input 5 of the operational amplifier 7, with its gate electrode serving to receive a reset signal to reset the operational amplifier 7.

[0015] The output 9 of the operational amplifier 7 is coupled to an input of a low-pass filter 11, whose output is, in turn, coupled to an input of an analog-to-digital converter (A/D) 12. An output of the A/D converter 12 is coupled to an input of a microprocessor 13, whose output provides an indication of the measured signal, and hence of the light incident on the photo diode 2.

[0016] The operational amplifier 7 receives and integrates the signal from the photodiode 2 over an integration period set by a reset signal received by the FET 10. The reset signal has a predetermined frequency so that the integration periods are constant. The low-pass filter 11 then filters out the higher frequencies in the integrated signal and the A/D converter 12 digitises the filtered integrated signal. Finally, the microprocessor 13 calculates the integration slope for the photo diode signal by fitting a curve to the digitised samples, for example using a least-squares fit algorithm.

[0017] In operation, and referring now to FIG. 3, the graph of FIG. 3(a) shows a plot of an output signal 30 of the photo diode, which represents the light intensity incident on the photo diode over a period of time. In this case, there is a background light level 31, which suddenly increases to a high level 32 when light is incident on the photo diode and then drops back down to the background level when the light is no longer incident on the photo diode. The operational amplifier 7 receives and integrates the output signal from the photodiode 2 over an integration period set by a reset signal received by the FET 10. As can be seen in FIG. 3(b), the operational amplifier provides an integrated output signal 33 which includes a short reset period. This takes place by charging the capacitor 8 to an initial charged level, which is the upper level 34 shown in FIG. 3(b). When no light is incident on the photo diode, the capacitor slowly discharges through the operational amplifier, which is shown as shallow slope 35, until the reset signal is received by the FET and the capacitor is recharged back to the initial charged level 34. When the output signal from the photo diode is at the high level 32, the capacitor discharges more quickly through the operational amplifier so that the slope 36 is steeper. As before, when the reset signal is received by the FET, the capacitor is recharged back to the initial charged level 34. The A/D converter 12 samples the integrated signal at a frequency rate substantially higher than the integration period frequency and provides a stream of these samples to the microprocessor 13.

[0018] The samples for an integration period are stored and then a slope that best fits the samples is calculated during the reset periods. This is shown in FIG. 3(c), where the calculated slopes are indicated by crosses. In this case, while there is only background light incident on the photo diode, the shallow slopes 35 of the integrated signal are constant, as shown by crosses 37. When the incident light reaches the high level 32 during an integration period, as shown in FIG. 3(b), the slope changes from shallow to steep during the period, so that the best fit slope for the period is an average of the two, as shown by cross 38 in FIG. 3(c). When the incident light is at the high level 32 for the whole of an integration period, the calculated slope for the period has a high value, as shown by cross 39 in FIG. 3(c). It will be apparent that timing and rate of change information is lost for the time when light incident on the photo diode changes.

[0019] As mentioned above, in the above circuit the

BNSDOCID: <EP_____1281943A1_I_>

signal is saturated before the predetermined integration time is over for high light intensities and the detector skips the signal after saturation until the next reset. On the other hand, for low light intensities, the reset may occur more frequently than necessary so that the whole dynamic range of the A/D converter is not used. Furthermore, every reset is a disturbance which needs valuable measurement time to settle until the system is stable again (this may take as much as 10% of the time).

[0020] FIG. 2 shows an apparatus 20 according to a preferred embodiment of the present invention. In the drawing, the same elements as shown in FIG. 1 are given the same reference numerals. More particularly, light of relatively low intensity (indicated by arrow 4) is incident upon the photodiode 2. The photodiode 2 is coupled between the negative input 5 and the positive input 6 of the operational amplifier 7. Capacitor 8 is coupled in a feedback path between output 9 of the operational amplifier 7 and its negative input 5. Field effect transistor (FET) 10 has its source electrode coupled to the output 9 of the operational amplifier 7 and its drain electrode coupled to the negative input 5 of the operational amplifier 7, with its gate electrode serving to receive a reset signal to reset the operational amplifier 7.

[0021] However, according to the present embodiment of the invention, the output 9 of the operational amplifier 7 is coupled to an input of an analog-to-digital (A/D) converter 21. An output of the A/D converter 21 is coupled to an input of a microprocessor 22, whose output is coupled to an input of a filter 23. A second output of the microprocessor 22 is coupled to the gate electrode of FET 10 to provide the reset signal to the FET 10.

[0022] In operation, and referring now to FIG. 4, the graphs of FIGs. 4(a) and 4(b) are identical to those of FIGs. 3(a) and 3(b) and show the output signal 30 of the photo diode, which represents the light intensity incident on the photo diode over a period of time with a background light level 31 and a high level 32 as well as the integrated output signal 33. As before, the A/D converter 21 samples the integrated signal at a frequency rate substantially higher than the integration period frequency and provides a stream of these samples to the microprocessor 22.

[0023] However, according to the present embodiment of the invention, instead of storing the samples for a complete integration period and then calculating a best-fit curve (slope) to the samples, in this embodiment of the invention, delta values are calculated between each adjacent sample. A delta value is the difference between one sample and the next. A plot of the delta values is shown in FIG. 4(c), where, as can be seen, for each of the slopes 35 and 36, there is a different delta value 40 and 41, respectively. It will be appreciated that the delta values 40 and 41 are each constant because slopes 35 and 36 are constant slopes, so that adjacent samples of the slopes have a constant difference.

[0024] In order to provide a continuous stream of data samples to the filter 23, delta values are interpolated for the reset periods, shown as gaps in the delta value graph of FIG. 4(c). The interpolated delta value plot 42 is shown in FIG. 4(d) where the gaps are filled in with interpolated values calculated by the microprocessor 22 based on any suitable interpolation algorithm. In the present case a simple linear interpolation scheme is used. Such an estimation is generally acceptable if the number of estimated points is considerably lower (<10%) than the number of measured points.

[0025] The continuous stream of data samples from microprocessor 22 is then passed to the filter 23, which can be a weighted filter that matches the form of the signal, for example a Savitszki-Golay filter can be used where the signal has Gaussian peaks. The output of the filter 23 is shown in FIG. 4(e), where, as can be seen, the signal is a good representation of the original photo diode output signal 30.

[0026] Although the above example shows the integration period as a constant predetermined period, with the reset signal being applied at a constant frequency, as mentioned above, resetting the apparatus, even when the integrator has not reached saturation, simply disturbs the system unnecessarily.

[0027] Therefore, according to the preferred embodiment of the apparatus, and as illustrated in the flow chart 60 of FIG. 6, the apparatus first receives the optical light signal at the photo diode and converts it (step 61) to an electrical current signal. The current signal is then integrated (step 62) the integrated signal is sampled by the A/D converter at a much higher frequency than the integration period to provide a stream of digital data samples (step 63). The microprocessor 22 then compares the samples from the A/D converter 21 to a predetermined value, which is stored in a memory (not shown) to which the microprocessor is coupled and generates the reset signal applied to the gate electrode of FET 10 when a sample is found to be at or higher than the predetermined value (step 64). In this way, the apparatus is not reset until the integrator approaches saturation so that, firstly, the apparatus is not disturbed until necessary, and, secondly, at high light levels, the integration periods are short and the signal is "lost" only for the reset period itself, rather than for all the remaining integration period after the integrator has reached saturation, as in the prior art circuit with fixed integration periods.

[0028] The microprocessor 22 also calculates the differences between adjacent samples to produce delta values during the integration periods and also interpolates the delta values for the reset periods to produce a continuous stream of delta values (step 65). The continuous stream of delta values is then filtered by a Savitszki-Golay filter to produce a reconstruction of the original signal (step 66).

[0029] This can be seen in FIG. 5, FIG. 5(a) is a graph showing an output signal 50 of the photo diode, with a background light level 51, a medium level 52, and a high level 53. FIG. 5(b) shows the integrated signal 54, with dynamically set reset periods. As shown, while only

BNSDOCID: <EP_____1281943A1_I_>

background light is present, the integration period is allowed to continue, so that the integrated signal continues with a long shallow slope 55, until the operational amplifier is nearly saturated before the microprocessor generates the reset signal and the capacitor is recharged. In this case, the reset is coincident with an increase in the light level to the medium level. As can be seen, following the reset period during which the integrated signal is constant at the charged level 56, the integrated signal then falls with a steeper slope 57 and is then reset for a further period during which it again falls with the same slope indicating that the incident light remains at the medium level 52. Finally, as the light level increase to the high level 53, the slope of the integration signal increases to a very steep slope 58, with correspondingly shorter integration periods.

[0030] The delta values between the digitised samples of the integration signal 54 are shown in FIG. 5(c), where delta values 58, 59 and 60 corresponding to integration signal slopes 55, 56 and 57, respectively. As before, the gaps in the delta values due to the reset periods are then interpolated by the microprocessor to provide a continuous stream of data samples, shown as the interpolated signal 61 in FIG. 5(d), which are then filtered by the filter to provide a filtered representation 62 of the original signal 50.

[0031] Thus, the embodiment of the invention described above provides a dynamic reset which depends only on signal level and not on a fixed time, and achieving a continuous stream of equidistant data by interpolating the delta values for the reset periods so that a weighted filter can be used. The advantages of a dynamic reset are that at high light levels the time intervals between the resets are short and the signal is lost only during the reset period itself, whereas at low light levels the reset occurs only if the integrator is about to go into saturation and this means that there is factor of about 20 fewer reset cycles at typical low light intensities.

[0032] By having an equidistant continuous stream of data under all light conditions, any suitable filter can be used and a fixed time period for the measurement can be avoided. Thus, the filter firmware can be optimised for a wide range of frequency behaviour of the signal without changing the hardware. Furthermore, by sampling during the whole slope, instead of resetting after every point as in a standard A/D converter, rounding errors introduced by digitising the signal are compensated with the following values because the integrating capacitor accumulates charge without rounding errors. Finally, the output data rate of the system becomes independent of the reset frequency so that at high light levels the system is not "blind" for a considerable percentage of the cycle time.

[0033] Whilst only one particular embodiment of the invention has been described above, it will be appreciated that a person skilled in the art can make modifications and improvements without departing from the scope of the present invention.

Claims

1. A method of measuring a low power signal, comprising the steps of:

   receiving (61) a low power signal from a signal source;
   integrating (62) the received low power signal over controllable integration periods to provide an integration signal;
   sampling (63) the integration signal at a frequency substantially higher than a frequency of the integration periods to provide digital samples of the integration signal;
   determining (65) differences between digital samples to provide a stream of delta values; and
   filtering (66) the stream of delta values to provide a filtered signal substantially matching the received low power signal.

2. A method of measuring a low power signal according to claim 1, further comprising the step of interpolating (65) the delta values between integration periods so that the stream of delta values is continuous.

3. A method of measuring a low power signal according to either claim 1 or claim 2, further comprising the step of comparing (64) the digital samples to a predetermined value and resetting the integration period if a digital sample has a value which is not within the predetermined value.

4. An apparatus for measuring a low power signal, comprising:

   an input terminal (5) for receiving a low power signal from a signal source (2);
   an integrator (7, 8, 10) coupled to the input terminal (5) and having an output (9) for providing an integration signal formed by integrating the received low power signal over controllable integration periods;
   a digitiser (21) coupled to the output (9) of the integrator (7, 8, 10) for sampling the integration signal at a frequency substantially higher than a frequency of the integration periods to provide digital samples of the integration signal at an output;
   a processing means (22) having an input coupled to the output of the digitiser for determining differences between digital samples to provide a stream of delta values at an output; and
   a filter (23) having an input coupled to the output of the processing means (22) for filtering the stream of delta values to provide a filtered signal substantially matching the received low

BNSDOCID: <EP_____1281943A1_I_>

power signal at an output.

5. An apparatus for measuring a low power signal according to claim 4, wherein the processing means (22) includes interpolation means for interpolating the delta values between integration periods so that the stream of delta values is continuous.

6. An apparatus for measuring a low power signal according to either claim 4 or claim 5, wherein the integrator (7, 8, 10) comprises an operational amplifier (7) having a first input coupled to the first terminal (5) and an output (9), a capacitor (8) coupled between the first input and the output (9) of the operational amplifier (7), and a transistor (10) having current electrodes coupled between the first input and the output (9) of the operational amplifier (7) and a control electrode for receiving a reset signal for controlling the integration periods.

7. An apparatus for measuring a low power signal according to claim 6, wherein the transistor (10) is a Field Effect Transistor.

8. An apparatus for measuring a low power signal according to either claim 6 or claim 7, wherein the processing means (22) includes comparison means for comparing the digital samples to a predetermined value and for providing the reset signal for resetting the integration period if a digital sample has a value which is not within the predetermined value.

9. An apparatus for measuring a low power signal according to any one of claims 4 to 8, wherein the digitiser (21) comprises an analog-to-digital converter.

10. An apparatus for measuring a low power signal according to any one of claims 4 to 9, wherein the filter (23) is matched to the form of the low power signal.

11. An apparatus for measuring a low power signal according to claim 10, wherein the filter (23) is a Savitszki-Golay filter.

BNSDOCID: <EP_____1281943A1_I_>



Fig. 1



Fig. 2

BNSDOCID: <EP_____1281943A1_I_>



Fig. 3(a)



Fig. 3(b)



Fig. 3(c)

3NSDOCID: <EP_____1281943A1_I_>



Fig. 4(a)



Fig. 4(b)



Fig. 4(c)



Fig. 4(d)



Fig. 4(e)

BNSDOCID: <EP_____1281943A1_I_>



Fig. 5(a)



Fig. 5(b)



Fig. 5(c)



Fig. 5(d)



Fig. 5(e)

BNSDOCID: <EP_____1281943A1 I_>



Fig. 6

BNSDOCID: <EP_____1281943A1_I_>

European Patent Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 11 8467

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
D,X	US 5 959 291 A (JENSEN MORTEN J) 28 September 1999 (1999-09-28) * column 6, line 12 - line 22; figures 4,6 * ---	1-11	G01J1/46 G01R21/00
A	DE 33 22 471 A (SIEMENS AG) 3 January 1985 (1985-01-03) * page 2, line 16 - page 3, line 2; figure 3 * -----	1-11	

TECHNICAL FIELDS SEARCHED (Int.Cl.7)

G01J
G01R

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	9 January 2002	Clevorn, J

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03.82 (P04C01)

3NSDOCID: <EP_____1281943A1_I_>

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO. EP 01 11 8467

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

09-01-2002

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5959291 A	28-09-1999	AU 734271 B2	07-06-2001
		AU 8170698 A	19-01-1999
		EP 0991923 A1	12-04-2000
		WO 9900649 A1	07-01-1999
		US 6011252 A	04-01-2000
		US 6172353 B1	09-01-2001
DE 3322471 A	03-01-1985	DE 3322471 A1	03-01-1985

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

BNSDOCID: <EP_____1281943A1_I_>

THIS PAGE BLANK (USPTO)